Noise margins in high speed digital systems continue to erode. Full differential signal routing provides a mechanism for deferring these effects. This paper proposes a three stage routing process for solving the adjacent placement routing problem of differential signal pairs, and proves that it is optimal. The process views differential pairs as logical nets; routes the logical nets; then bifurcates the result to achieve a physical realization. Finite state machine theory provides the critical theoretical underpinning and formal proof of correctness necessary for linear time bifurcation. Regular expressions map the theoretical solution to an appropriate implementation strategy that employs feature vectors for net recognition.
I. INTRODUCTION
A. Motivation Current trends in technology indicate that adjacent placement routing of differential signal pairs is gradually gaining acceptance as a mechanism for coping with reduced noise margins. By routing a signal and its complement in adjacent tracks throughout their run from source to terminus, the ability to reject common mode noise is enhanced. Digital Equipment's new macropipe-lined VAX and IBM's 9000 and AS400 now employ differential signals on critical nets and clock distribution signals [1, 2, 3] . However, differential routing is not without costs. Chip area increases, and interconnect doubles [4] . Until recently, these costs were considered prohibitive.
Our work produces an optimal solution to adjacent placement routing, while only adding a linear time factor to that required to route a single ended design of equivalent complexity. Finite state machine theory (FSM) provides the theoretical basis and formal verification for the bifurcation process. This is crucial because not all nets are bifurcatable, and they must be identified. Using regular expressions as a mapping function, the actual implementation strategy employs feature vectors to accomplish net recognition and identification. A glossary of terms appears at the end of the paper.
B. Results Obtained
Traditional routing topics have been investigated extensively in the technical literature, to include recent articles on mixed signal routing topics [5] . However, there is an absence of information concerning differential routing of integrated circuits. The prevailing approach independently wires each member of a pair in succession with a conventional router. Often, long runs of closely tracking wire pairs can be obtained in this manner.
However, inevitably, one member of a pair will encounter an obstacle, forcing the pair to deviate from close traveling.
Our approach insures complete adjacent tracking, with the following significant results:
(1) Provides the optimal solution to the differential routing problem.
(2) Employs FSM theory to generate net recognizers.
(3) Identifies a basis set of bifurcatable net categories.
(4) Uses regular expressions to map the theoretical identification technique into a readily implementable strategy using feature vectors.
The details of these findings will be examined beginning with an analysis of the router flow diagram and a proof of optimality. The focus then shifts to the bifurcation problem. The generalized bifurcation algorithm suffers from exponential running time. Finite state machine analysis revealed a fundamental basis set of bifurcatable net configurations. The actual implementation strategy relies on feature vectors, generated through regular expression mappings, to recognize the bifurcatable nets, and identify those that are not splittable for re-route.
II. DIFFERENTIAL ROUTING PROCESS

A. Overview
Our three stage process is depicted in Figure 1 . It begins by preprocessing net lists so that differential pairs are collapsed to logical nets, routing these single logical entities (SLE), and then bifurcating the resulting wires. This guarantees placement of differential signals pairs in adjacent tracks, while at the same time making use of the best available routing tools.
B. Algorithm Analysis by Stage
(1) Stage I generates an image of the standard cell library where each differential port pair on a standard cell is merged into a single logical port as shown in Figure 2 . Concurrently, the differential net list is collapsed, so that all differential pair nets are transformed into SLE nets. As the merging progresses, inversions are identified and extracted, since inversion information is not preserved in SLE form. These are all linear time translations.
(2) Stage II uses the best available commercial routing tool. Functioning in a modified environment that consists of-(a) a cell library Image, (b) an SLE net list, and (c) a modified design rule file, the core router routes the layout using large geometry or "fat" wires. The time complexity of Stage lI is equivalent to that required to route a single ended design of similar logic complexity.
(3) Stage Ill is a post processing phase. The "fat" wires are bifurcated, the standard cell images are replaced by the real standard cells, and inversion information is re-introduced. The result is a chip with adjacent track routing of all differential nets.
Using a generalized bifurcation algorithm, the worst case time complexity is exponential as a function of decision points, or "fat" vias that must be resolved. Thus, to split all nets, an upper bound on the computational complexity is given where n represents the total number of nets, and Fi, the number of vias in net i. This upper bound arises, because to properly bifurcate a net you may have to exhaustively explore all configurations before finding a solution, if one exists. We propose a more effective bifurcation alternative based on FSM theory. This idea will lead to a linear time algorithm as we will demonstrate in Section IV.
III. OPTIMALITY OF ROUTING PROCESS
If we assume that a linear time solution is achievable for the third stage (bifurcation operation), then the proposed solution is optimal in both computational complexity and physical layout space.
A. Optimality of Solution
Metrics such as chip area, vias, total interconnect and computational complexity define the optimality of the solution. The fundamental routing is accomplished by the core router. Since the pre and post processing stages do not affect the relative ratios of these metrics, the optimality of the fully differential solution will be a direct function of the core router. The only constraint imposed on the router is that it conform to the Manhattan constraint with respect to interconnect layer directions.
With respect to increases in chip area, each differential pair is always routed within the bounds of the fat wire, and generates a minimal block out region at any crossover. This also takes into account the introduction of inversions where necessary, since they will be applied at the "fat" vias. Any approach that routes the differential wires independently will generate crossover block out regions at least as large.
In the area of computational complexity, the fat-wire approach reduces the problem space from size N to size N/2, where N represents the total number of nets (counting each wire of a differential pair as an individual net). This is the direct result of the single logical entity (SLE) net concept.
Let N represent the total number of thin wires. Now, the run time of a traditional router can be expressed by Eq. (2), where N represents the number of nets and M the available routing tracks [6] .
If the number of fat wires is N/2, then the routing time for our proposed solution is given by Eq. (3).
For actual routing problems where the number of nets is in the thousands, Eq. (4) holds true.
Therefore, if the assumption that bifurcation can be accomplished in linear time is true, then this process will always be equal to or better than a pure differential router, and the solution produced is indeed optimal from both a space and computational complexity standpoint.
IV. FSM BASED BIFURCATION
A. Background
Regardless of bifurcation algorithm selected, certain net topologies are unsplittable in the allocated fat wire tracks, without a local reroute. Examples of two such topologies are provided in Figure   3 (B) can be split, Figure 3 (C). This is possible
because the constraint guarantees a via at each direction change. Each fat via introduces a degree of freedom for polarity propagation, Figure 4 . The ability to perform the gross classification of nets into the two categories of bifurcatable and not bifurcatable is crucial to linear time bifurcation. A generalized bifurcation algorithm can be I l FIGURE 4 Large via split represents degree of freedom. formulated using exhaustive search. It explores all possible via settings and terminates with one of two outcomes: (1) successful bifurcation, or (2) realization that the net is not bifurcatable. Either of these cases may entail exponential running time as a function of vias in the net. Additionally, this technique ignores the inversion problem that must also be handled during bifurcation.
An example of this shortcoming follows. Given the fat net in Figure 5 , the algorithm will explore all setting options in an effort to resolve polarities.
Ultimately, it will fail to find a solution. Two results are apparent from this exercise. First, even with the Manhattan constraint on routing layers, some nets will not be bifurcatable. Second, without the benefit of "knowing" where to begin in the bifurcation process, the algorithm may have to explore all configurations before determining that a solution does not exist. In the worst case, this is exponential as a function of the vias in the net.
The configuration in Figure 5 that causes the problem is an over-constrained via. Each via has a single degree of freedom and can assure proper connection to a single port pair regardless of pin ordering. When two port segments converge at a via, sufficient freedom does not exist to insure proper connections. A net of this type would have to be designated for local reroute to introduce a jog to offset the segment junctions. As noted earlier, the critical factor in accomplishing linear time bifurcation is the gross categorization of nets. The most effective way of accomplishing the task in the net list domain is by attempting to "recognize" a net as one of the bifurcatable types. If it is identified, then it is bifurcatable, otherwise it falls into the nonbifurcatable class. SLE nets can be decomposed into tokens, of which there is a finite set shown in Figure 7 . Using the taxonomy as a guide, finite state machines can be constructed to identify or recognize sequences of input tokens. An example of this process is provided in Figure 8 . Using the sample SLE net in Figure 8 (A), input tokens are generated and depicted graphically in Figure 8 (B). Figure 8(C) demonstrates the functioning of the recognizer given the input string.
By constructing FSMs to recognize the bifurca- There are two very important effects associated with this methodology. First, formal verification of correctness is achieved. For design automation tools, this is of paramount importance due to the nature of the regime. Second, system testing only requires a single net from each category be examined, as opposed to attempting extensive testing of randomly generated nets in an effort to achieve some degree of coverage. These concerns dominate as design automation system complexity continues to grow.
D. Implementation Strategy using Feature Vectors
Although the FSM approach provides an idea theoretical basis for net recognition and ultimate bifurcation, implementation of such a technique is burdensome at best. By mapping the FSM theory into an alternative domain a suitable implementation strategy can be derived.
The field of computer vision has employed feature vectors as a mechanism for recognition for many years. Let us define a feature vector F;, which is composed of components reflecting counts of primary net elements, such as number of vias, number of ports, and number of connectors. Each of these characteristics can be counted in time proportional to one scan over the components of the net. The value of ranges from to R, where R represents the number of net categories. By examining the relationship among the components of the vector, a categorization can be accomplished. Rewriting the vector components so that the number of vias is X1, the number of ports is X2, the number of E,/W connectors is X3, the number of N/S connectors is X4, and number of layers or backbones is Xs, F; can be written as formal token symbol labels from Table I, the feature vectors for all categories can be generated directly.
As an example, the process will be applied to the SLE net in Figure 9 . Figure 11 .
Beginning at the start state, S03 (corresponding to the farthest left port), a vertical segment to a via with a connector is encountered (VSVC). If there were no additional input tokens, the net would be accepted in state A3. For this example, there are now three occurrences of horizontal segments to vias with port segments emanating from them. This is represented by the HSYP transition to state A4, and the subsequent cycling back to state A4.
The last token found is the horizontal segment to the East/West connector on the right end (HSC(E/ W)) that causes the transition to acceptor state As.
If our example net did not have the left side E/W connector, then the transition path through the state machine would have been across the top path. The feature vector concept provides the readily implementable, linear time method of categorization. Finite State Machine (FSM) theory provides the theoretical underpinnings of this approach. Regular expressions derived from these recognizers demonstrate equivalence between the theoretical foundation provided by FSMs and the set of F. FSM Based Bifurcation Algorithm (Fig. 12 inversions which were extracted from the problem space during the collapsing of the net list are reintroduced as part of the process. What remains to be shown is that the via split decision making and re-introduction of inversions can be dealt with in linear time.
The Manhattan routing layer constraint imposed earlier guarantees that for all nets, other than the degenerate case of a single metal connection crossing a channel and connecting to a port on the opposite side, there will exist at least one horizontal segment and vias connecting that segment to ports. Since a via must exist for each connection from a port to a backbone, polarity matching is accomplished through the two via splitting options of Figure 4 . Three variables affect the via splitting decision: (1) the port ordering of the differential signal pair along the edge of the standard cell, (2) cell orientation in the layout, and (3) inversion data extracted during the differential net list collapsing operation.
Since each input variable and the via split operation have two possible configurations, they can be viewed as state variables and represented by binary digits, Table II produced by the core router (COMPASS Design Automation) routing differential pairs in a nonadjacent manner. The first production test of the system was provided by an ARPA sponsored RISC project.
All standard cell and block routing was performed by our system. Chips are currently undergoing functional testing. Closeup photos of selected chip sections are provided in Figure 13(A and B) . For analysis purposes we believe we have chosen sample routing problems which are representative of the entire class. The results of our experiments, showing total interconnect, vias and circuit area are provided in Table III . Data provided represent percent reductions (improvements) for each metric over the pure differential routing. Although our approach may appear simplistic, it is the first large scale effort aimed at solving the differential routing problem. An important test of any theory is its capacity to solve actual problems [8] , and the results in Table III confirm to effectively halve the routing problem size. Finally, it produces a differential solution whose optimality is equivalent to the core router's capability, with only a linear time penalty factor.
However, nets with doglegs may cause some difficulty with our FSM approach. This may be primarily due to the number of cases that doglegs will introduce in FSM states. Our continuing research has extended the chip routing solution into the MCM domain [9] . Along with this effort, other applications of FSM Theory in the recogni- connector -connection point between routed interconnect and a standard cell. wire whose geometry encompasses the width of two standard wires and the interwire spacing. point of connection at the end of a tack to which another block would be connected by the block level router. These can be on the north, south, east, or west edges of the standard cell area. Manhattan -for our purposes it refers to the constraint sub-constraint that all layer interconnect run vertically, and all layer two interconnect run horizontally.
FSM
Finite State Machine. bifurcation conceptual act of splitting or resolving fat wires into their respective two wire components for the physical realization of the layout. 
